Robust flip-flop Redesign for Violation Minimization Considering Hot Carrier Injection (HCI) and Negative Bias Temperature Instability (NBTI)

نویسندگان

  • Naeun Zang
  • Juho Kim
چکیده

As the CMOS device becomes smaller, the process and aging variations become one of the major issues for circuit reliability and yield. Thus, a number of studies on the aging effects are currently underway. In this paper, we measure the setup/hold time and the variations considering aging effects such as a hot carrier injection (HCI) and negative bias temperature instability (NBTI) on flip-flop. The measured data was applied to the transistor sizing algorithm. We also have applied aging effects for 5 years with setup time variation reduction to redesign a more robust flip flop. The proposed method analyzed aging effects (NBTI, HCI) for flip flop at the transistor level in 45nm process and used PTM (predictive technology model) SPICE model. The redesigned flip-flop using the proposed algorithm confirmed to have violation minimization after 5 years.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

MOSFET DEGRADATION DUE TO NEGATIVE BIAS TEMPERATURE INSTABILITY (NBTI) AND HOT CARRIER INJECTION (HCI) AND ITS IMPLICATIONS FOR RELIABILITY-AWARE VLSI DESIGN A Dissertation

Kufluoglu, Haldun Ph.D., Purdue University, December, 2007. MOSFET Degradation due to Negative Bias Temperature Instability (NBTI) and Hot Carrier Injection (HCI) and Its Implications for Reliability-aware VLSI Design . Major Professor: Muhammad A. Alam. The scaling trends in CMOS technology and operating conditions give rise to serious degradation mechanisms such as Negative Bias Temperature I...

متن کامل

A Computational Model of NBTI and Hot Carrier Injection Time-Exponents for MOSFET Reliability

Theories of interface trap generation in Negative Bias Temperature Instability (NBTI) and Hot Carrier Injection (HCI) mechanisms are unified under the geometric interpretation and computational modeling of Reaction-Diffusion (R-D) theoryframework. Analytical derivations that predict the degradation are shown, simulation methodology is explained and numerical solutions are obtained. Time-exponen...

متن کامل

EE201C Final Report A survey for Circuit Aging

Circuit aging refers to the deterioration of circuit performance over time. All portions of a System-on-Chip (SoC), analog, digital logic, and memory, are affected by aging. In this survey, three main aging mechanisms will be introduced: Bias Temperature Instability(BTI), Time Dependent Dielectirc Breakdown(TDDB), Hot Carrier Injection(HCI). This survey also introduces a concept of circuit fail...

متن کامل

Lifetime Yield Optimization: Towards a Robust Analog Design for Reliability

A prototype based on industrial tools will be presented to analyze and optimize the lifetime yield of analog circuits, where both parameter variations from manufacture process and parameter lifetime degradations due to NBTI and HCI effects are considered [1]. A robust analog design is thus achieved tolerant of both effects.

متن کامل

6Å EOT Si0.45Ge0.55 pMOSFET with Optimized Reliability (VDD=1V): Meeting the NBTI Lifetime Target at Ultra-Thin EOT

6Å EOT Si0.45Ge0.55 pFETs with 10 year lifetime at operating conditions (VDD=1V) are demonstrated. Ultra-thin EOT is achieved by interfacial layer (IL) scavenging. Negative Bias Temperature Instability (NBTI) is alleviated using a high Ge fraction, a thick SiGe quantum well (QW) and a thin Si cap. Hot Carrier Injection (HCI) and Time Dependent Dielectric Breakdown (TDDB) are shown also to not c...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2015